Results for "(((((fetch*, prefetch*) <and> (field*, format*, portion*) <near/12> instruction*)&l..." e-mail

Your search matched **8** of **26** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(((((fetch*, prefetch*) <and> (field*, format*, portion*) <near/12> instruction*)<in>m Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **In-system FPGA prototyping of an Itanium microarchitecture**
Wunderlich, R.E.; Hoe, J.C.;
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE Inter on
11-13 Oct. 2004 Page(s):288 - 294
Digital Object Identifier 10.1109/ICCD.2004.1347935
AbstractPlus | Full Text: PDF(471 KB) IEEE CNF
Rights and Permissions

2. **The impact of resource partitioning on SMT processors**
Raasch, S.E.; Reinhardt, S.K.;
Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th Internati
27 Sept.-1 Oct. 2003 Page(s):15 - 25
Digital Object Identifier 10.1109/PACT.2003.1237998
AbstractPlus | Full Text: PDF(320 KB) IEEE CNF
Rights and Permissions

3. **Parallelism in the front-end**
Oberoi, P.S.; Sohi, G.S.;
Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on
9-11 June 2003 Page(s):230 - 240
Digital Object Identifier 10.1109/ISCA.2003.1207003
AbstractPlus | Full Text: PDF(349 KB) IEEE CNF
Rights and Permissions

4. **A single clock cycle MIPS RISC processor design using VHDL**
Reaz, M.B.I.; Islam, M.S.; Sulaiman, M.S.;
Semiconductor Electronics, 2002. Proceedings. ICSE 2002. IEEE International Conference on
19-21 Dec. 2002 Page(s):199 - 203
AbstractPlus | Full Text: PDF(376 KB) IEEE CNF
Rights and Permissions

5. **A semi-folded instruction format for VLIW architecture**
Won-Kee Hong; Seung-Yup Lee; Shin-Dug Kim;
ASICs, 1999. AP-ASIC '99. The First IEEE Asia Pacific Conference on
23-25 Aug. 1999 Page(s):95 - 98
Digital Object Identifier 10.1109/APASIC.1999.824037

AbstractPlus | Full Text: PDF(388 KB) IEEE CNF
Rights and Permissions

6. **A low-cost VLIW DSP architecture for communication equipment**
Petit, L.; Legat, J.-D.;
Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on
29 Sept.-2 Oct. 1998 Page(s):278 - 281
Digital Object Identifier 10.1109/ISSSE.1998.738081
AbstractPlus | Full Text: PDF(328 KB) IEEE CNF
Rights and Permissions

7. **Aggressive dynamic execution of multimedia kernel traces**
Bishop, B.; Owens, R.; Irwin, M.J.;
Parallel Processing Symposium, 1998. 1998 IPPS/SPDP. Proceedings of the First Merged Internat
Symposium on Parallel and Distributed Processing 1998
30 March-3 April 1998 Page(s):640 - 646
Digital Object Identifier 10.1109/IPPS.1998.669994
AbstractPlus | Full Text: PDF(640 KB) IEEE CNF
Rights and Permissions

8. **Instruction set architecture of an efficient pipelined dataflow architecture**
Gao, G.R.; Tio, R.;
System Sciences, 1989. Vol.I: Architecture Track, Proceedings of the Twenty-Second Annual Hawa
Conference on
Volume 1, 3-6 Jan. 1989 Page(s):385 - 392 vol.1
Digital Object Identifier 10.1109/HICSS.1989.47180
AbstractPlus | Full Text: PDF(412 KB) IEEE CNF
Rights and Permissions